

12288 PIXELS VISIBLE CCD TDI IMAGER (PRELIMINARY)

- 8µm × 8µm pixel size
- 8µm pixel pitch
- Maximum 96 integration stages
- Variable number of integration stages
- Twenty-four outputs for fast readout
- Cascading feature for reduced number of outputs

Device Description:

The SC3928 is a high resolution, high data rate, 12288 pixels visible TDI linear imager. Each pixel consists of 96 stages of CCD (photo-gate) sensors for charge integration. There are twenty-four readout shift registers for high data rate.

The parallel shift registers are of 4-phase N-buried channel type, serving the multiple purposes of photodetection, charge integration and charge transfer. For a particular rate of transfer in the parallel shift register, the integration can be varied using 2, 8 or 32 stages



instead of all the 96. This is done by applying appropriate clock signals to the corresponding pins.

The read-out shift registers, like the parallel shift registers, are of 4-phase N-buried channel type. The signal from 512 photo-sensitive elements associated with each read-out shift register is read out of each of the twenty-four outputs. At each output channel, the signals corresponding to 10 dummy pixels arrive first, followed by those from the photo-sensitive pixels. Signal charge from multiple (2, 4, 8 or 24) read-out shift registers may be read out through a single output by employing the cascading feature, which is done by applying appropriate clock signals. This reduces the number of outputs. The output signals may be processed to reconstruct the image.

Each output section comprises a floating diffusion charge detection node, a reset transistor and a two-stage N-buried channel source follower amplifier.

Pin Descriptions:

The device pins may be grouped according to their functions.

Parallel shift register:

The parallel shift register has been divided into four sections as per the requirements of stage selection. Each section has independent transport clock inputs of four phases each and all but the last have a stage selection clock input to allow operation as a transport or as a blocking gate. The charge from the unselected stages are dumped in a gated drain. Finally, at the interface between the parallel and the serial shift registers is the parallel to serial transfer clock.

Transport clocks (Φ_{VXY} : where X denotes the phase and Y denotes the segment) Stage Selection Clocks (Φ_{SSX} : where X denotes the segment) Stage Selection Gate (V_{SSG}) Stage Selection Drain (V_{SSD}) Parallel Shift Register Terminal Clock (Φ_{V4T}) Parallel to Serial Transfer Clock (Φ_{VH})

Serial shift register:

There are twenty-four serial read-out shift registers. These have been divided into two sections, with transport clocks of four phases for both. The cascading feature requires two more clocks, the cascade clock and the tap clock. There are four pins of each.

Transport clocks (Φ_{HXY} : where X denotes the phase and Y denotes the section) Cascade clocks (Φ_{HCX} : where X is the serial letter for identifying the shift registers being cascaded)

Tap clocks (Φ_{HTX} : where X is the serial letter based on function of the pin)

Output section and peripherals:

There is a single output gate pin. There are four pins each of the reset gate and the reset drain. Based on the requirement of cascading the amplifier drain pins (bias pins corresponding to unused outputs need not be powered) have been divided into eight groups. There are twentyfour output pins and amplifier source bias pins. Finally, there are the substrate pins and a pin for powering heat dissipation elements on-chip.

Output gate (V_{GS}) Reset gate (Φ_{RX} : where X is A, B, C or D) Reset drain (V_{DRX} : where X is A, B, C or D) Amplifier drain bias (V_{DDX} : where X may be from A to H) Device output (V_{OSX} : where X is a number between 1 and 24) Amplifier source biases (V_{SX} : where X is a number between 1 and 24) Heat dissipation bias (V_{HD}) Substrate bias (V_{SS}) Table 1: Pin descriptions (sorted by pin function).

a) PARALLEL SHIFT REGISTER

1. Trans	1. Transport Clocks										
Stage	Phase 1	Phase 2	Phase 3	Phase 4	Stage Sel.						
96-34	Ф [D1/1	Ф [C12]	A (D10)	Φ_{V4D} [D10]	-						
33	$\Psi_{\rm V1D}$ [D10]	Ψ_{V2D} [C13]	Ψ_{V3D} [D18]	-	$\Phi_{\rm SC}$ [D08]						
32-10	A [D15]	Ф [C12]	<u>ቆ</u> [C19]	Φ _{V4C} [C10]	-						
9	Ψ_{V1C} [D15]	$\Psi_{V2C}[C12]$	Ψ_{V3C} [C18]	-	$\Phi_{\rm SB}$ [D07]						
8-4	Ф [D14]	Ф (D12)	[D12] Φ_{V4B} [C09		-						
3	Ψ_{V1B} [D14]	Ψ_{V2B} [D12]	Ψ_{V3B} [C17]	-	Φ _{SA} [C07]						
2-1	Φ_{V1A} [C14]	Φ_{V2A} [D11]	Φ _{V3A} [C16]	Φ_{V4A} [D09]	-						
2. Stage	Selection Gat	e			V _{SSG} [D05]						
3. Stage	Selection Dra	in			V _{SSD} [C05]						
4. Paral		Φ _{V4T} [C06]									
5. Paral	Φ _{VH} [D04]										

b) SERIAL SHIFT REGISTER

Pins -		Readout register number																						
		2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
Φ _{H1A} [B04]																								
Φ _{H2A} [B03]																								
Φ _{H3A} [A03]																								
Ф _{Н4А} [В02]																								
Ф _{Н1В} [В33]																								
Ф _{н2в} [В34]																								
Φ _{H3B} [A34]																								
Ф _{Н4В} [В35]																								
$\Phi_{ m HTA}$ [D01], $\Phi_{ m HCA}$ [D36]																								
$\Phi_{\rm HTB}$ [D02], $\Phi_{\rm HCB}$ [D35]																								
$\Phi_{\rm HTC}$ [D03], $\Phi_{\rm HCC}$ [D34]																								
$\Phi_{\rm HTD}$ [C03], $\Phi_{\rm HCD}$ [C34]																								

c) OUTPUT SECTION AND PERIPHERALS

Ding		Readout register number																						
PIIIS	1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24
Φ_{RA} [A01], V_{DRA} [C01]																								
Φ_{RB} [B01], V_{DRB} [C02]																								
Φ_{RC} [A36], V_{DRC} [C36]																								
Φ_{RD} [B36], V_{DRD} [C35]																								
V _{DDA} [A04]																								
V _{DDB} [A05]																								
V _{DDC} [A06]																								
V _{DDD} [B06]																								
V _{DDE} [A33]																								
V _{DDF} [A32]																								
V _{DDG} [A31]																								
V _{DDH} [B31]																								
V _{OS01} to V _{OS24}	A07	A08	A09	A10	A11	A12	A13	A14	A15	A16	A17	A18	A19	A20	A21	A22	A23	A24	A25	A26	A27	A28	A29	A30
V _{S01} to V _{S24}	B07	B08	B09	B10	B11	B12	B13	B14	B15	B16	B17	B18	B19	B20	B21	B22	B23	B24	B25	B26	B27	B28	B29	B30
V _{HD} [B05]																								
V _{SS} [A02], [A35], [C08], [[C11],	[C15]], [D06	5], [D]	[3] &	[D17]																		

The following pins are not connected: A0, A37, B0, B32, B37, C0, C19 – C32, C37, D0, D19 – D33 and D37.



Table 2: Pin Descriptions (sorted by pin number)

Pin	Pin	Pin	Pin
No.	symb.	No.	symb.
A01	Φ_{RA}	B01	$\Phi_{\rm RB}$
A02	V _{SS}	B02	$\Phi_{ m H4A}$
A03	$\Phi_{\rm H3A}$	B03	Φ_{H2A}
A04	V _{DDA}	B04	$\Phi_{\rm H1A}$
A05	V _{DDB}	B05	V _{HD}
A06	V _{DDC}	B06	V _{DDD}
A07	V _{OS1}	B07	V _{S1}
A08	V _{OS2}	B08	V _{S2}
A09	V _{OS3}	B09	V _{S3}
A10	V _{OS4}	B10	V _{S4}
A11	V _{OS5}	B11	V _{S5}
A12	V _{OS6}	B12	V _{S6}
A13	V _{OS7}	B13	V _{S7}
A14	V _{OS8}	B14	V _{S8}
A15	V _{OS9}	B15	V _{S9}
A16	V _{OS10}	B16	V _{S10}
A17	V _{OS11}	B17	V _{S11}
A18	V _{OS12}	B18	V _{S12}
A19	V _{OS13}	B19	V _{S13}
A20	V _{OS14}	B20	V _{S14}
A21	V _{OS15}	B21	V _{S15}
A22	V _{OS16}	B22	V _{S16}
A23	V _{OS17}	B23	V _{S17}
A24	V _{OS18}	B24	V _{S18}
A25	V _{OS19}	B25	V _{S19}
A26	V _{OS20}	B26	V _{S20}
A27	V _{OS21}	B27	V _{S21}
A28	V _{OS22}	B28	V _{S22}
A29	V _{OS23}	B29	V _{S23}
A30	V _{OS24}	B30	V _{S24}
A31	V _{DDG}	B31	V _{DDH}
A32	V _{DDF}	B32	
A33	V _{DDE}	B33	$\Phi_{\rm H1B}$
A34	Φ_{H3B}	B34	$\Phi_{\rm H2B}$
A35	V_{SS}	B35	$\Phi_{\rm H4B}$
A36	$\Phi_{\rm RC}$	B36	Φ_{RD}

The following pins are not connected: A0, A37, B0, B32, B37, C0, C19 - C32, C37, D0, D19 – D33 and D37.

DC Characteristics:

Table 3 :	DC Operating	Characteristics :
-----------	--------------	-------------------

De me me et enne	Chl		TT \$4		
Parameters	Symbol	Min	Typical	Max	Units
Stage selection gate DC bias	V _{SSG}	0.5	1	2	V
Stage selection drain	V _{SSD}	13	13.5	14	V
Output gate DC bias	V _{GS}	0.5	1	2	V
Reset drain DC bias	V _{DR}	13	13.5	14	V
Output amplifier drain supply	V _{DD}	15	18	19	V
Output amplifier source supply	Vs	0	0	0	V
Substrate bias	V _{ss}	0	0	0	V

Clock characteristics:

Figure 2 shows the timing relationships of the different clock inputs to the device. The timing details are enumerated in table 4 and the clock characteristics in table 5. Different modes of operation of the device require the routing of the different clock inputs shown in figure 2 to different pins. The routing for different stage selection modes are shown in table 6, and those for the cascading modes are shown in table 7.

Table 4 : Timing Characteristics	(referred to in figure 2):
----------------------------------	----------------------------

Devementer	Va	lue	Linit	Demontra				
rarameter	Typical	Min.	Umt	ACHIAI KS				
T _i	100	33	µ sec	Integration time				
$t_{10} - t_9, t_2 - t_1$	40	00	n sec	Horizontal to vertical transfer time gap				
$t_3 - t_2, t_5 - t_4, t_7 - t_6 \& t_9 - t_8$	40	00	n sec	VSR clock overlap period				
$t_4 - t_3, t_6 - t_5 \& t_8 - t_7$	1.	.6	µ sec	VSR adjacent phase offset				
$t_{14} - t_{10}$	150	50	n sec	Readout register clock period				
$t_{11} - t_{10}, t_{12} - t_{11}, t_{13} - t_{12}, t_{14} - t_{13}$	t _r /	4	µ sec	HSR clock overlap period				
t _{Φr}	t _r /	4	n sec	Reset clock on time				

Timing Relationships (INDICATIVE – TO BE MODIFIED):



This figure shows the interrelationships between the different phases of clocks. The routing of the above signals to the different pins is shown in tables 6 & 7.





PRELIMINARY

Table 5 : Clock Characteristics:

	C I I	. .	Va	lue	Unit
Parameters	Symbol	Level	Min	Max	
Parallel SR clocks ¹		HIGH	10	13	V
(four phases: X=1,2,3,4)	Φ_{VX}	LOW	0.4	1	V
Stage selection clocks ²	1	HIGH	10	13	V
(eight pins: X=1to8)	Φssgx	LOW	0.4	1	V
Parallel to Serial		HIGH	10	13	V
S.R. Clock	$\Psi_{ m VH}$	LOW	0.4	1	V
Serial SR Clocks	Å	HIGH	10	13	V
(four phases: X=1,2,3,4)	Ψнх	LOW	0.4	1	V
Reset clocks	¢.	HIGH	10	13	V
	ΨR	LOW	0.4	1	V
Parallel shift register transport	$C\Phi_{V1I,V3I}$		4.4		nF
and stage selection clocks	$C\Phi_{V2I,V4I}$		3.5		nF
	$C\Phi_{V1G,V3G}$		3.3		nF
	$C\Phi_{V2G,V4G}$		2.6		nF
	$C\Phi_{V1H,V3H}$		2.2		nF
	$\mathrm{C}\Phi_{\mathrm{V2H,V4H}}$		1.7		nF
	$C\Phi_{V1A,V3A,}C\Phi_{V1E,V3E,}C\Phi_{V1F,V3F}$		820		pF
	$C\Phi_{V2A,V2E,}C\Phi_{V2F,V4A}$		650		pF
	$C\Phi_{V1C,V3C}, C\Phi_{V1D,V3D}, C\Phi_{V4E,V4F}$		540		pF
	$C\Phi_{V2C,V2D}$		430		pF
	$C\Phi_{V4C,V4D}$		320		pF
	$C\Phi_{V1B,V3B}$		270		pF
	$C\Phi_{V2B}$		220		pF
	CΦ _{V4B,SS(A to H)}		110		pF
Parallel to Serial S.R. Clock	СФ _{VH}		200		pF
Serial SR Clocks (four phases: X=1,2,3,4)	$C\Phi_{HX}$		200		pF
Reset clocks	CΦ _R		25		pF

PRELIMINARY

Table 6: Clock connections for different stage selection options. The clock phase for each pin corresponding to each stage selection option is shown. Un-shaded cells denote gates clocked normally, cells in gray denote gates clocked for reverse transfer cells and 'L' denotes gates held at low potential to act as a barrier.

VSR	Din	Sta	ige Selec	tion opt	ion
Section	ГШ	96	32	8	2
33-96	Φ_{V1D}	1	1	1	1
	Φ_{V2D}	2	4	4	4
	Φ_{V3D}	3	3	3	3
	$\Phi_{\rm V4D}$	4	2	2	2
	$\Phi_{\rm SSC}$	4	L	2	2
9-32	Φ_{V1C}	1	1	1	1
	Φ_{V2C}	2	2	4	4
	Φ_{V3C}	3	3	3	3
	Φ_{V4C}	4	4	2	2
	Φ_{SSB}	4	4	L	2
3-8	Φ_{V1B}	1	1	1	1
	Φ_{V2B}	2	2	2	4
	Φ_{V3B}	3	3	3	3
	Φ_{V4B}	4	4	4	2
	$\Phi_{\rm SSA}$	4	4	4	L
1-2	Φ_{V1A}	1	1	1	1
	Φ_{V2A}	2	2	2	2
	Φ_{V3A}	3	3	3	3
	Φ_{V4A}	4	4	4	4
	$\Phi_{\rm V4T}$	4	4	4	4
	$\Phi_{ m VH}$	1	1	1	1

Table 7: Clocking requirements for different cascading options. The clock phase for each pin corresponding to each cascading option is shown. 'L' signifies that a low potential value is applied to the pin, for it to act as a barrier. For each cascading option, only the VDD pins marked 'ON' need to be powered.

Ding	Number of outputs									
FIIIS	24	12	6	3	1					
$\Phi_{\rm H1A~\&~B}$	1	1	1	1	1					
Ф _{Н2А & В}	2	2	2	2	2					
Ф _{НЗА & В}	3	3	3	3	3					
$\Phi_{ m H4A~\&B}$	4	4	4	4	4					
$\Phi_{ m HTA}$	4	L	L	L	L					
$\Phi_{ m HCA}$	L	4	4	4	4					
$\Phi_{ m HTB}$	4	4	L	L	L					
$\Phi_{ m HCB}$	L	L	4	4	4					
$\Phi_{ m HTC}$	4	4	4	L	L					
$\Phi_{ m HCC}$	L	L	L	4	4					
$\Phi_{ m HTD}$	4	4	4	4	L					
$\Phi_{ m HCD}$	L	L	L	L	4					
V _{DDA}	ON	OFF	OFF	OFF	OFF					
V _{DDB}	ON	ON	OFF	OFF	OFF					
V _{DDC}	ON	OFF	OFF	OFF	OFF					
V _{DDD}	ON	ON	ON	OFF	OFF					
V _{DDE}	ON	OFF	OFF	OFF	OFF					
V _{DDF}	ON	ON	ON	ON	ON					
V _{DDG}	ON	ON	OFF	OFF	OFF					
V _{DDH}	ON	OFF	OFF	OFF	OFF					

All the pins not mentioned in the above two tables will be continuously powered as defined in Table 3.

PRELIMINARY

SD3301-0

Symbol	Description	Values	Unit
P _{DC}	Static power dissipation	2.9	W
P _{AC}	Dynamic power dissipation	4.8	W
Z _{OUT}	Output impedance	250	Ω
DC _{OUT}	Output DC level	11	V
I _G	Gate leakage current	1	nA

Table 8 : Static and Dynamic Electrical Characteristics :

Table 9 : Electro-optical Characteristics :

The parameters are valid for Integration Time, Ti = 0.1 msec

Parameter	Value	Unit	Remarks
Linearity (gamma)	0.015	-	For signal range 1e3e ⁻ to 2e5e ⁻ .
Conversion gain	>4	μV/e⁻	
Charge Handling Capacity	>2.5e5	e	
Dark current signal			
-Mean	<500	e ⁻ /msecs	Measured at 25±0.1°C
-Peak	<1000	e ⁻ /msecs	
Noise in darkness	<50	e ⁻ rms	Measured at 25±0.1°C
Signal to RMS Noise Ratio	>250	-	Measured at 25±0.1°C
PS to readout register crosstalk	<1	%	
Spectral response variation among			
pixels			
a. within a device	<3	%	
b. among devices	<10	%	
Quantum efficiency			
B1 band	>0.1	-	B1 (400-450nm)
B2 band	>0.2	-	B2 (520-590nm)
B3 band	>0.2	-	B3 (620-680nm)
B4 band	>0.15	_	B4 (770-860nm)
Response non-uniformity			
-Max high spatial freq. Non-	4	%	
uniformity			
-Max. N.U. excl. spikes & dips.	±3	%	
-Max. allowable no. of spikes &	10	%	
dips			
-Max. N.U. incl. spikes & dips.	±7	-	
-Max. signal amplitude of any pixel	5	%	
with respect to that of adjacent.			
CTF			
at $\lambda = 500$ nm	>0.7	-	
at λ=850nm	>0.3	-	
Horizontal charge transfer efficiency	>0.999995	-	
Vertical charge transfer efficiency	>0.99999	-	

Package Drawing :

The device package is of ceramic PGA type.



SEMICONDUCTOR LABORATORY SECTOR 72 S. A. S. NAGAR – 160 071 PUNJAB INDIA