RS485 Transceiver SC1603-0 DATA SHEET

Version 1.0, Feb 2017



Semi-Conductor Laboratory

Government of India



PRODUCT DESCRIPTION:

RS485 (SC1603-0) is a low power differential line transceiver designed for multi-point data transmission standard RS485 applications. The enable function is different for both transmitter and receiver lines. It offers a choice of active-high or active-low inputs. The device is designed for line/bustransmission at switching rates up to 5 MHz

FEATURES:

- Operates From Single 3.3V V_{CC}
- Switching Rates up to 5 MHz
- Transmission Rate to 10 Mbps
- Designed for RS485 applications
- Fail safe feature guarantees high output state when receiver inputs are left open.
- Common Mode Output Voltage Range: 0V to 3V
- Operating Temperature:-40°C to 125°C

DEVICE SUMMARY:

Reference	Reference Package		Lead Finish	
SC1603-0	DIP	16	Gold	

Table 1: Device Summary

PIN CONFIGURATION: LOGIC DIAGRAM:




Figure-1: Device Pin diagram

Figure-2: Device Logic Diagram

PIN DESCRIPTION:

SYMBOL	PIN	PIN DESCRIPTION
vdd	3,7,12	Supply Voltage (3.3V)
Vddlvr	16	3.3V supply of LVR
resetb	15	Active low regulator reset pin
txin	6	Driver input
Datap, Datan	10,11	Bidirectional Pins
rxout	13	Receiver output
Lvrout	1	Output of LVR (1.8V)
txen, rxen	8,4	Enable Pins
Vss&vsslvr	5,9,14& 2	Ground (0V)

Table-2: Device Pin description

FUNCTIONAL TABLE:

Driver				Receiver			
Enable	Input	Output		Enable	Input		Output
0	1	Н	L	0	1	0	Н
0	0	L	Н	0	0	1	L

Table 3: Truth table

BASIC DC-PARAMETER TESTING & TEST CONDITIONS:

Test name	Test Pa	rameter	Pins Tested	Force	Min	Тур.	Max	Unit	
ESD Diode	Positive Diode Negative Diode		All Input /	100uA	406.523		561.035	mV	
			Output Pins	-100uA	-564.061		-471.288		
	I _{DD}	Tx Mode	All inputs Low	VDD = 3.3V VIL=0V			100	μA	
			All Inputs High	VDD = 3.3V VIH=3.3V			100	·	
			All inputs Low	VDD = 3.3V VIL=0V			500	A	
		Rx Mode	All Inputs High	VDD = 3.3V VIH=3.3V			500	nA	



Static supply current of LVR	I _{DD LVR} Tx M	Tx Mode	All inputs Low	VDD = 3.3V VIL=0V	4.654	4.703	mA	
			All Inputs High	VDD = 3.3V VIH=3.3V	4.827	4.887		
Static supply	I _{DD LVR} R	Rx Mode	All inputs Low	VDD = 3.3V VIL=0V	4.632	4.695	mA	
current of LVR			All Inputs High	VDD = 3.3V $VIH=3.3V$	4.514	4.564		
	II	L	Inputs	$V_{IN} = 0V$	-49.4	-11.8		
Input Gate Leakage Test (VDD = 3.3V)	IIH		(txen, rxen, txin, Resetb)	$V_{IN} = 3.3V$	12.1	17.9	nA	
	IIL		Bidirectional	$V_{IN} = 0V$	-10.18	-0.74		
	IIH		(Datap, Datan)	$V_{IN} = 3.3V$	0.04	9.81	μA	

DRIVER ELECTRICAL AND SWITCHING CHARACTERISTICS

Symbol	Parameter	Test Condition		Min	Typical	Max	Unit
		$R_L = 54 \Omega$	Driver Input = 0V		-2.034		
V _{OD (SS)}	Steady-State differential	Refer Figure3	Driver Input = 3.3V		2.092		
[¥ OD (SS)]	output voltage	$V_{CM} = 0V$ to $3V$	Driver Input = 0V		-2.113		
		Refer Figure4	Driver Input = 3V		2.149		V
Δ V _{OD (SS)}	Change in magnitude of Steady-State differential	$R_L = 54 \Omega$	Driver Input = 0V		0.058		
Δ[V OD (SS)]	output voltage between states	Refer Figure3	Driver Input = 3.3V		0.036		
X 7	Differential output	$R_{L} = 54 \Omega$ $C_{L} = 50 \text{ pF}$	Positive Overshoot		12.98		0/
Vod (RING)	voltage overshoot and undershoot	Input PRR=500KHz, 50% Duty Cycle Refer Figure 6	Negative Overshoot		9.97		%
V _{OC (PP)}	Peak-to-peak common- mode output voltage	Refer Figure 7			0.45		v
Voc (SS)	Steady-state common-mode output voltage	Refer Figure 7			1.3		
T 7	0 4 4 11 1	Load = -0.1mA		0.0114		0.938	* 7
Vol	Output Voltage Low	Load = -20mA		281.43		291.96	mV
		Load	= 0.1 mA	3.192		3.287	
Vон	Output Voltage High	Load	I = 20mA	2.868		2.879	V
I _{DD} (D)	Dynamic Current Supply Test	$V_{\rm DD} = 3.3 V$ Input Pulse Rate = 5 MHz			6.8		mA
t _{PLH}	Propagation delay time, low-to-high-level output	$R_{L} = 54 \Omega$			15		
t _{PHL}	Propagation delay time, high-to-low-level output	C _L =	= 50 pF		16		ns

RECEIVERELECTRICAL AND SWITCHING CHARACTERISTICS

Parameter	Test Condition	Min	Typical	Max	Unit	
Input Sensitivity	$V_{CM}=0$ to $3V$	50	200		mV	
Input Hysteresis	V _{CM} = 1.65V, Refer Figure 10		68		mV	
Outrout Walta as High(W)	Load = -0.1 mA		3.286		V	
Output Voltage High(V _{OH})	Load = -20mA		2.886		V	
Ontrod Walter Lead (V.)	Load = -0.1mA		102.916		17	
Output Voltage Low(V _{OL})	Load = -20mA		282.179		mV	
Dynamic Current Supply Test	$V_{\rm DD} = 3.3 \text{V}$ Input Pulse Rate = 5 MHz		6.3		mA	
tplh	Propagation Delay		5		ns	
t _{PHL}	Refer Figure 11		6		ns	
Differential Skew	t _{PHL} - t _{PLH}		1		ns	
Duty Cycle			49.54		%	

DRIVERTEST CIRCUITS AND WAVEFORMS:




Figure3: Driver VOD Test CircuitFigure4: Driver VOC Test Circuit




Figure 5: Driver Propagation Delay Test Circuit and Waveforms




Figure6: The Driver VOD (Ring) Test Waveform




Figure 7: The Driver common-mode output voltage




Figure8: Propagation delay time, low-to-high-level output




Figure9: Propagation delay time, high-to-low-level output

RECEIVERTEST CIRCUIT AND WAVEFORM:




Figure 10: Receiver Input Hysteresis Test Circuit




Figure 11: Receiver Propagation Delay Test Circuit




Figure 12: Propagation delay time, low-to-high-level output





Figure 13: Propagation delay time, high-to-low-level output



PACKAGE DIMENSIONS:

16 PIN S/B CERAMIC



IMPORTANT NOTICE

Semi-Conductor Laboratory (SCL) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and specifications, and to discontinue any product. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

Reproduction of significant portions of SCL information in SCL data sheets is permissible only if reproduction is without alteration and is accompanied by all associated conditions, limitations, and notices. SCL is not responsible or liable for such altered documentation.