


## DATA SHEET

**12-BIT,1MSPS, 4-CORE SUCCESSIVE-APPROXIMATION-REGSITER(SAR)  
ANALOG TO DIGITAL CONVERTER**

**SC1236-0T2**

*Version 1.0, October 2022*



**Semi-Conductor Laboratory  
Government of India  
S.A.S. Nagar, Punjab-160071  
[www.scl.gov.in](http://www.scl.gov.in)**

**PRODUCT DESCRIPTION:**

The 12-bit SAR is a monolithic CMOS analog-to-digital converter capable of converting analog input signals into 12-bit digital word at 1 Mega samples per second (MSPS). This converter uses a SAR architecture, operating on a single 3.3V power supply, device achieves 12-bits effective resolution and consumes <10mW power. The inputs provide a full scale input swing equal 0 to 3.3V. Full scale input range is recommended for optimum performance. The ASIC is fabricated in 180nm SCL CMOS Standard Logic Process.

**FEATURES**

- **Resolution: 12Bit**
- **No missing code Guaranteed**
- **Output Data Format :Straight Binary**
- **Operating Voltage: 3.3V**
- **Power Consumption < 10mW**
- **Input Range : 3.3Vp-p Single Ended**
- **Operating Temperature (TA): -55°C to +125°C**
- **Package:64 PIN CQFP**
- **Technology: 180nm SCL CMOS Standard Logic Process**

**APPLICATIONS:**

- **Medical Imaging**
- **Industrial Process Control**


**BLOCK DIAGRAM:**

Figure-1: Device Block Diagram

**DEVICE SUMMARY:**

Table-1: Package Detail

Reference	Package	Pins	Lead Finish	Description	Junction Temp. range
SC1236-0T2	CQFP	64	Gold	Engineering Model	-55°C to +125°C




Figure-2: Pin Diagram

Table-2: Pin Configuration

Pin No.	Pin Name	Pin Type	Pin Description
7,39,40,42,51,62	AVSS	AP	Analog Negative Supply (0 V)
12,14,36	DVSS	DP	Digital Negative Supply (0 V)
8,41,48,49,50,63	AVDD	AP	Analog Positive Supply (+3.3 V)
13,37,38	DVDD	DP	Digital positive Supply (3.3 V)
9	CR	DI	Clear for internal registers (Active Low)
10	MODE	DI	One Shot or Continuous Conversion Continuous Conversion: Mode=Logic1 One Shot Conversion: Mode=Logic0
11	CLOCK	DI	ADC Sampling Clock
17	OEN	DI	Output enable (Active Low)
20	EOC	DO	ADC end of conversion
33	S1	DI	Control bit to select different ADC
34	S0	DI	Control bit to select different ADC
15	START4	DI	ADC4 Start
16	START3	DI	ADC3 Start
18	START2	DI	ADC2 Start
19	START1	DI	ADC1 Start
5	IN4	AI	ADC4 Analog Input



Pin No.	Pin Name	Pin Type	Pin Description
60	IN3	AI	ADC3 Analog Input
53	IN2	AI	ADC2 Analog Input
44	IN1	AI	ADC1 Analog Input
2	BIAS4	AP	ADC4 Bias Reference Voltage (1V)
57	BIAS3	AP	ADC3 Bias Reference Voltage (1V)
56	BIAS2	AP	ADC2 Bias Reference Voltage (1V)
47	BIAS1	AP	ADC1 Bias Reference Voltage (1V)
6	REFP4	AP	ADC4 Positive Reference Voltage (3.3V)
61	REFP3	AP	ADC3 Positive Reference Voltage (3.3V)
52	REFP2	AP	ADC2 Positive Reference Voltage (3.3V)
43	REFP1	AP	ADC1 Positive Reference Voltage (3.3V)
3	AGND4	AP	ADC 4 Common mode Analog Ground (1.65V)
58	AGND3	AP	ADC 3 Common mode Analog Ground (1.65V)
55	AGND2	AP	ADC 2 Common mode Analog Ground (1.65V)
46	AGND1	AP	ADC 1 Common mode Analog Ground (1.65V)
4	REFN4	AP	ADC4 Negative Reference Voltage (0V)
59	REFN3	AP	ADC3 Negative Reference Voltage (0V)
54	REFN2	AP	ADC2 Negative Reference Voltage (0V)
45	REFN1	AP	ADC1 Negative Reference Voltage (0V)
32	BIT11	DO	ADC digital output Bit (MSB)
31	BIT10	DO	ADC digital output Bit
30	BIT9	DO	ADC digital output Bit
29	BIT8	DO	ADC digital output Bit
28	BIT7	DO	ADC digital output Bit
27	BIT6	DO	ADC digital output Bit
26	BIT5	DO	ADC digital output Bit
25	BIT4	DO	ADC digital output Bit
24	BIT3	DO	ADC digital output Bit
23	BIT2	DO	ADC digital output Bit
22	BIT1	DO	ADC digital output Bit
21	BIT0	DO	ADC digital output Bit (LSB)
1,29,30,31,32,35,64	NC		Internally Not Connected

- # PIN TYPE: AI = Analog Input, AO = Analog Output, DI = Digital Input, DO = Digital Output, AP = Analog Power, DP = Digital Power.



Table-3: ADC Control Bit Selection

Pin No.	Pin Name	Pin Type	Pin Description
33,34	S1,S0	State	Selected ADC
		00	ADC1
		01	ADC2
		10	ADC3
		11	ADC4

**ELECTRICAL SPECIFICATIONS:**

All typical specifications are at  $T_A = 25^\circ\text{C}$ , all power supply voltages = 3.3V, and conversion rate = 1MSPS unless otherwise stated. All maximum specifications are assured across operating temperature and voltage ranges.

Table-4: Electrical Specifications

Parameters	Test Conditions	Min.	Typ.	Max.	Units
<b>POWER SUPPLY</b>					
AVDD Analog supply voltage		2.97	3.3	3.63	V
DVDD Digital supply voltage		2.97	3.3	3.63	V
AVDD Operating current		1.05	1.14	1.23	mA
DVDD Operating current		0.05	0.05	0.06	mA
<b>POWER DISSIPATION</b>					
		3.64	3.97	4.27	mW
<b>EXTERNALREFERENCE</b>					
Bias Reference Voltage	BIAS		1.0		V
Positive reference voltage	REFP		3.3		V
Negative reference voltage	REFN		0		V
Common Mode Voltage	AGND		1.65		V
<b>CURRENT REQUIREMENT</b>					
Bias Reference Voltage	BIAS	0.11	0.117	0.12	mA
Positive reference voltage	REFP	3.58	3.69	3.81	mA
Negative reference voltage	REFN	-3.75	-3.63	-3.51	mA
Common Mode Voltage	AGND	0.038	0.042	0.048	mA
<b>JUNCTION TEMPERATURE</b>					
		-55	25	125	°C
<b>DIGITAL INPUT</b>					
VIH : Logic-high input voltage		2.0		DVDD	V
VIL : Logic-low input voltage		0		0.8	V



Parameters	Test Conditions	Min.	Typ.	Max.	Units
IIH : Logic-high input current		-10	-0.9	10	µA
IIL : Logic-low input current		-10	1	10	µA
Input capacitance			5		pF
<b>DIGITAL OUTPUT</b>					
VOH : Logic-high output voltage	@5mA I <sub>OH</sub>	3.24	3.28	3.3	V
VOL : Logic-low output voltage	@5mA I <sub>OL</sub>	0	.06	0.4	V
Output load capacitance	@1MHz		10		pF

**ELECTRICAL SPECIFICATIONS (CONTINUED):**

Parameters	Test Conditions	Min.	Typ.	Max.	Units
Resolution			12		Bits
Conversion rate			1		MSPS
Input Range			3.3		Vpp
No missing codes			Guaranteed		
Differential nonlinearity	ADC1	-0.96		3.06	LSB
	ADC2	-0.93		2.96	LSB
	ADC3	-0.96		2.99	LSB
	ADC4	-0.93		3.02	LSB
Integral nonlinearity	ADC1	-3.89		4.87	LSB
	ADC2	-4.58		4.06	LSB
	ADC3	-4.25		4.62	LSB
	ADC4	-4.42		4.64	LSB
Gain Error	ADC1	0.80		1.38	% of FSR
	ADC2	1.19		2.17	% of FSR
	ADC3	1.17		2.15	% of FSR
	ADC4	0.76		1.38	% of FSR
Offset Error	ADC1	1.06		28.75	LSB
	ADC2	1.66		47.5	LSB
	ADC3	1.66		43.75	LSB
	ADC4	1.03		32.25	LSB
Input referred noise		1.13		1.21	LSB
Effective resolution		11.72		11.84	Bit
<b>AC LINEARITY</b>					
Signal To Noise Ratio (SNR)	Clock = 1MHz Test Frequency = 1000.977Hz	58.40		59.34	dB
Total Harmonics Distortion(THD)		-78.26		-69.97	dB
Spurious-Free Dynamic Range(SFDR)		70.53		79.34	dB



Parameters	Test Conditions	Min.	Typ.	Max.	Units
Signal To Noise And Distortion(SINAD)		58.02		58.93	dB
Effective No Of Bits (ENOB)		9.40		9.56	Bit
Analog Input capacitance (IN+,IN-)			10		pF

Table-5: Typical Operating Conditions

Parameter	Value
AVDD	3.3V
DVDD	3.3V
AGND	1.65V
BIAS	1V
REPF	3.3V
REFN	0V
Conversion rate	1MSPS
AVSS	0V
DVSS	0V

Table-6: Absolute Maximum Ratings\*

Parameters	With Respect To	Min.	Max.	Units
VIN	AVSS	-0.3	AVDD	V
DIGITAL INPUTS	AVSS	-0.3	AVDD	V
AVDD	AVSS	-0.3	3.9	V
DVDD	DVSS	-0.3	3.9	V
AVSS	DVSS	-0.3	0.3	V
DIGITAL OUTPUTS	DVSS	-0.3	DVDD	V
Storage Temperature		-65	150	°C
Lead Temperature (10 Sec)			300	°C
ESD Tolerance (HBM)**			> 1000	V
Latch Up Protection**			100	mA

\*Stresses above those listed under Absolute Maximum Ratings may cause permanent damage to the device. This is a stress rating only; functional operation of the device at these or other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum ratings for extended periods may affect device reliability.

\*\*These are target value. Characterization for this is in progress.



## SWITCHING SPECIFICATIONS

All typical specifications are at  $T_A = 25^\circ\text{C}$ , all power supply voltages = 3.3 V, and conversion rate = 1MSPS, unless otherwise stated.

Table-7: Typical timings for best performance with 1MSPS Data Rate

Symbol	Parameter	Min	Typ	Max	Units
$t_C$	Conversion Rate			1	MSPS
$t_{CLK}$	CLOCK Period		1000		ns
$t_{on}$	CLOCK Pulse Width High		500		ns
$t_{off}$	CLOCK Pulse Width Low		500		ns




Figure-3: One Shot Mode Timing Diagram




Figure-4: Continuous Conversion Mode Timing Diagram





Figure-5: Transfer Characteristics of ADC

**TYPICAL CHARACTERISTICS:**





Figure 6: DC Characteristics






Figure-7: DNL/INL Plots




Figure-8: DNL/INL Plots



## 12-BIT, 1MSPS 4-Core SAR ADC

Semi-Conductor Laboratory (SCL)




Figure-9: Gain and Offset Error




Figure-10: AC Plots



## 12-BIT, 1MSPS 4-Core SAR ADC

Semi-Conductor Laboratory (SCL)

### OVERVIEW:

#### DEFINITIONSOF KEY SPECIFICATIONS:

- **Differential Nonlinearity (DNL):** An ideal ADC exhibits code transitions that are exactly 1LSB apart. DNL is the deviation from this ideal value. Therefore, every code must have a finite width. No missing codes guaranteed to 12-bit resolution indicate that all 4096 codes must be present overall operating conditions.
- **Input Referred Noise:** The noise is measured using histogram techniques. The standard deviation of the CSP output codes is calculated in LSB and represents the rms noise level of the total signal chain . The noise

can be converted to an equivalent voltage, using the relationship

$$1 \text{ LSB} = (\text{ADC full scale} / 2^N \text{ codes})$$

Where N is the bit resolution of the ADC. 1 LSB is approximately 805.6640uV.

- **Effective Resolution:** The ratio of the full-scale input range to the rms input noise (from grounded input histogram test) is called as effective resolution.

$$\text{Effective resolution} = \log_2 \left( \frac{2^N}{\text{rms input noise (LSBs)}} \right)$$

RMS Input Noise = Standard deviation from Grounded input Histogram Curve



## 12-BIT, 1MSPS 4-Core SAR ADC

Semi-Conductor Laboratory (SCL)




Figure-11: Application Diagram

**PACKAGE DRAWING (100 Pin CQFJ):**

**Note7:** All linear dimensions are in inches (mm.)




Figure-11: Package Drawing



Revision History			
S.No.	Version	Date of release	Description
1	1.0	October 20, 2022	
2			
3			
4			

#### DISCLAIMER

Semi Conductor Laboratory (SCL) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and specifications, and to discontinue any product. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. Reproduction of significant portions of SCL information in SCL data sheets is permissible only if reproduction is without alteration and is accompanied by all associated conditions, limitations, and notices. SCL is not responsible or liable for such altered documentation.