# <u>16-BIT BUFFER 3-STATE OUTPUT</u> (COLD SPARING, HOT INSERTION

## <u>& 5V TOLERANT INPUT)</u>

<u>(SC1004-2)</u>

(Radiation Tolerant)



DATA SHEET Version 1.1, May'2020



Semi–Conductor Laboratory Government of India S.A.S. Nagar, Punjab-160071 www.scl.gov.in



#### **PRODUCT DESCRIPTION:**

SC1004-2 16-bit buffer and line driver is designed for low-voltage ( $V_{DD} = 3.3V$ ) operation, These devices can be used as four 4-bit buffers, two 8-bit buffers, or one 16-bit buffer. These devices provide true outputs and symmetrical active-low output-enable ( $\overline{OE}$ ) inputs.

The outputs, which are designed to source or sink up to 7mA, include equivalent small series resistors to reduce overshoot and undershoot.

Active bus-hold circuitry holds unused or undriven inputs at a valid logic state. Use of pullup or pull down resistors with the bus-hold circuitry is not recommended.

When  $V_{DD}$  is between 0 and 1.5 V, the devices are in the high-impedance state during power up or power down.

However, to ensure the high-impedance state above 1.5 V  $\overline{OE}$  should be tied to V<sub>DD</sub> through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.

These devices are fully specified for hotinsertion applications using  $I_{OFF}$  and power-up 3state. The  $I_{OFF}$  circuitry disables the outputs, preventing damaging current backflow through the devices when they are powered down. The power-up 3-state circuitry places the outputs in the high-impedance state during power up and power down, which prevents driver conflict.

#### **FEATURES:**

- Operating Power Supply 3.3V ±0.3V
- Cold sparing feature at I/O
- Output Ports Have Equivalent 22-W Series Resistors, so No External Resistors are required.
- 5V tolerant inputs for interfacing 5V logic with 3.3V V<sub>DD</sub>
- I<sub>OFF</sub> and power-up 3-state support hot Insertion
- Bus Hold on data inputs eliminates the need for external pull-up / pull-down resistors
- Distributed V<sub>DD</sub> and GND pins minimize high-speed switching noise
- Flow-through architecture optimizes PCB layout
- 6.5 ns typical propagation delay
- Low power dissipation (<2mW at 3.6V static)
- Operating Temperature: -55°C to 125°C.
- Radiation Tolerant up to 100 KRad
- SET/SEL immune up to 50 MeV.cm<sup>2</sup>/mg
- 48 Pin CDFP /Customized package /Die
- Pin compatible with LVTH162244.
- Package  $\Theta_{JC} = 2.7^{\circ}C/Watt$
- ESD Sensitivity Level: HBM Class 1B (500V to 999V), passed up to 750V
- SCL's 180nm CMOS Technology

#### **PIN CONFIGURATION:**

Pin no.	Signal	Pin no.	Signal	
1	$\overline{10E}$	25	<u>30E</u>	
2	1Y1	26	4A4	
3	1Y2	27	4A3	
4	GND	28	GND	
5	1Y3	29	4A2	
6	1Y4	30	4A1	
7	V <sub>DD</sub>	31	V <sub>DD</sub>	
8	2Y1	32	3A4	
9	2Y2	33	3A3	
10	GND	34	GND	
11	2Y3	35	3A2	
12	2Y4	36	3A1	
13	3Y1	37	2A4	
14	3Y2	38	2A3	
15	GND	39	GND	
16	3Y3	40	2A2	
17	3Y4	41	2A1	
18	$V_{DD}$	42	V <sub>DD</sub>	
19	4Y1	43	1A4	
20	4Y2	44	1A3	
21	GND2	45	GND	
22	4Y3	46	1A2	
23	4Y4	47	1A1	
24	<u>40E</u>	48	<u>20E</u>	

48 20E 10E L 47 1A1 1Y1 2 1Y2 3 46 1A2 45 GND GND 4 44 1A3 1Y3 5 43 1A4 1Y4 6 VDD 7 42 VDD 2Y1 8 41 2A1 40 2A2 2Y2 9 39 GND GND 10 2Y3 11 38 2A3 2Y4 12 37 2A4 3Y1 13 36 3A1 3Y2 14 35 3A2 34 GND GND 15 33 3A3 3Y3 16 3Y4 17 32 3A4 VDD 18 31 VDD 4Y1 19 30 4A1 29 4A2 4Y2 20 GND 21 28 GND 4Y3 22 27 4A3 26 4A4 4Y4 23 40E 25 30E 24

Package Pin Details

Device Package View




## FUNCTIONAL TABLE (EACH 4-BIT BUFFER):

INP	OUTPUT	
<b>O</b> E	Α	Y
L	Н	н
L	L	L
Н	Х	Z

Truth table

## LOGIC DIAGRAM (POSITIVE LOGIC):



Device Logic Diagram



#### **ABSOLUTE MAXIMUM RATINGS (1):**

Over operating free-air temperature range (unless otherwise noted),

PARAMETER	UNIT
Supply Voltage Range ( $V_{DD}$ )	-0.5 V to 4.3V
Input Voltage Range ( $V_{IN}$ )	–0.5 V to 6.5V
Output Voltage Range In High Impedance or Power Off $(V_{OUT})$	-0.5 V to 4.3V
Output Voltage Range Applied In High State ( $V_{OUT}$ )	$-0.5~\mathrm{V}$ to $\mathrm{V}_{\mathrm{DD}}$ + 0.5 $\mathrm{V}$
Max. Junction Temperature (T <sub>J</sub> )	150°C
Storage Temperature Range (T <sub>STG</sub> )	–65°C to 150°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### **RECOMMENDED OPERATING CONDITIONS:**

Symbol	SymbolParameterV_DDSupply Voltage		Тур.	Max.	Unit
V <sub>DD</sub>			3.3	3.6	V
VIII	High Level Input Voltage	2.0	-	5.5	V
V <sub>IL</sub>	VILLow Level Input VoltageIOHHigh-level output currentIOLLow-level output currentΔt/ΔVDDPower Up Ramp RateTAOperating Free Air Temperature		-	0.8	V
I <sub>он</sub>			-	-10	mA
I <sub>OL</sub>			-	7	mA
$\Delta t / \Delta V_{DD}$			-	-	usec/V
ТА			-	+125	°C



## **DC ELECTRICAL SPECIFICATIONS:**

Test condition:  $V_{DD}$ =3.3 ± 0.3V,  $V_{SS}$  = 0V,  $T_A$  = -55°C to +125°C

Symbol	Parameter	Test Conditions	Test Results			Units
Symbol	i ai ainetei	i est conutions	Min.	Тур.	Max.	Omts
	Control Inputs Leakage Current	$ \begin{array}{l} I_{IL} \left( V_{IN} = \ V_{SS} \right) \\ I_{IH} \left( V_{IN} = \ V_{DD} \right) \end{array} $	-	-	±1	μA
I	$V_{DD} = 3.6V$	$I_{IH} (V_{IN} = 5.5V)$	-	-	±10	μΑ
I	Data Inputs Leakage Current	$ \begin{array}{l} I_{IL} \left( V_{IN} = \ V_{SS} \right) \\ I_{IH} \left( V_{IN} = \ V_{DD} \right) \end{array} $	-	-	±1	μΑ
	$V_{DD} = 3.6V$	$I_{IH} (V_I = 5.5V)$	-	-	±10	μA
		$V_{IN} = 0.8 V (sink)$	75	31	-	μΑ
$I_{I}(Hold)$	Data Inputs Hold Current $V_{DD} = 3.0V$	$V_{IN} = 1.5V$	-75	-17.4	-	μA
		$V_{I} = 2.0V$ (Source)	-75	-0.5	-	μA
		$I_{OH} = -20uA$	2.9	2.96		
V	High Level Output Voltage	$I_{OH} = -4mA$		2.63		V
V <sub>OH</sub>	$V_{DD} = 3.0V, V_{IH} = 2.0V$	$I_{OH} = -8mA$	2.0	2.51	V <sub>DD</sub>	v
		$I_{OH} = -10 mA$		2.26		
	Low Level Output Voltage $V_{DD} = 3.0V, V_{IL} = 0.8V$	$I_{OL} = 20uA$	V <sub>SS</sub>	0.01	0.1	
V <sub>OL</sub>		$I_{OL} = 4mA$		0.27	0.8	V
		$I_{OL} = 7mA$		0.51		
I <sub>ozh</sub>	High Impedance Output Current With Output High	$V_{DD} = 3.6V,$ $V_{OUT} = 3.0V$	-	-	5.0	μΑ
I <sub>OZL</sub>	High Impedance Output Current With Output Low	$V_{DD} = 3.6V,$ $V_{OUT} = 0.5V$	-	-	-5.0	μΑ
I	Power Off Input Leakage Current	$V_{DD} = 0V, \ \overline{20E} = 0$ $V_{I} = 0V \text{ or } 5.5V$	-	-	±1	μΑ
I <sub>OFF</sub>	Power Off Output Leakage Current	$V_{DD} = 0V, \overline{20E} = 0$ $V_0 = 0V \text{ or } 3.6V$	-	-	±1	μΑ
	Static Supply Current	All Outputs Low/High	-	0.1	0.2	mA
$I_{DD}$	$V_{DD} = 3.6V$ $V_{I} = V_{SS}$ or $V_{DD}$	All Outputs Disabled	-	0.1	0.2	mA
$\Delta I_{DD}$	Increase in supply current with $V_{DD}$ change for given input condition	$V_{DD} = 3 V \text{ to } 3.6 V$ One input at $V_{DD} - 0.6$ V, Other input at $V_{DD}$ or 0V	-	0.02	0.2	mA
Basic Functional Test $V_{DD} = 3.3 \pm 0.3 V$		$V_{IL}=0.8V, V_{IH}=2.0V$ $V_{OL} \le 0.4V, V_{OH} \ge 2.4V$	-	-	1	MHz
Functional Test 5V Tolerant $V_{DD} = 3.0V$		$\begin{array}{c} & & \\ \hline V_{IL} = 0V,  V_{IH} = 5.5V \\ V_{OL} \leq 0.4V,  V_{OH} \geq 2.4V \end{array}$	-	-	1	MHz




#### AC ELECTRICAL SPECIFICATIONS:

#### **Test condition: (Propagation Delay)**


 $V_{DD}$ =3.3V,  $V_{IN}$ = 0V or 3.3V @1 MHz,  $C_L$  = 50pF,  $T_A$  = -55°C to 125°C,

<b>D</b>	Б	T	Test Results			
Parameter	From	То	Min.	Тур.	Max.	Units
t <sub>PLH</sub>	A	Y	1	6.5	15	ns
t <sub>PHL</sub>	A	I	1	6.1	15	ns
t <sub>PZH</sub>	<u>OE</u>	<u> </u>	-	11.6	-	ns
t <sub>PZL</sub>			-	8.4	-	ns
t <sub>PHZ</sub>	$\overline{OE}$	Y	-	10	-	ns
t <sub>PLZ</sub>			-	7.8	-	ns



Delay (A to Y) t<sub>PHL</sub>, t<sub>PLH</sub>





#### **TEST CIRCUIT AND SWITCHING WAVEFORM:**

#### AC parameter measurement information

#### NOTES:

A: CL includes probe and jig capacitance

B: Waveform 1 is for an output with internal conditions such that the output is low, except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high, except when disabled by the output control.



## COLD SPARING (IOFF) TEST:


In cold sparing I/O when  $V_{DD}$  is down to zero volts, I/Os will go in the high-impedance state so that damage to the device does not occur.

I<sub>OFF</sub> protection circuitry ensures that no excessive current is drawn from or to an input, output, or combined I/O that is biased to a specified voltage while the device is powered down. This condition can occur when subsections of a system are powered down (partial power down) to reduce energy consumption. All standard logic devices with the loff specification allow only 100 uA of maximum current. Any current in excess of this amount (for example, a forward-biased p-n junction) is not considered normal leakage current.

#### PU3S (Power Up Tri State) HOT INSERTION TEST:

Testing of power-up three-state (PU3S) circuits was done at nominal temperature and voltage. All devices tested have a nominal  $V_{DD}$  of 3.3 V.


The test setup is shown in Figure 1. The  $V_{DD}$  was ramped at ramp rate (> 200usec / V) to determine the effect of the  $V_{DD}$  ramp rate on the device output or I/O structure. I<sub>o</sub> was not measured directly; instead the voltage was measured at the output or I/O terminal with a 1-M $\Omega$  oscilloscope probe.



Test circuit (PU3S)



## CASE1:




 $\overline{OE}$  = LOW (Enable), Input = High (3.3V), Output = V<sub>SS</sub> through 500ohm resistor

 $V_{OZL}$  at supply  $V_{CC}$  (ramp rate: 1msec/V), O/P is in HighZ with  $V_{CC}$  <1.5V

## CASE2:

 $\overline{OE}$  = LOW (Enable), Input = Low (0V), Output = 3.3V through 500ohm resistor



 $V_{OZH}$  at supply  $V_{DD}$  (ramp rate: 1msec/V), O/P is in HighZ with  $V_{DD} < 1.5V$ 




#### **RADIATION CHARACTERISTICS:**

#### \* Total Ionization Dose (TID) Testing

TID testing of 16 Bit Buffer (SC1004-2) is performed for radiation level up to 150KRad.


- No functional degradation and no significant change in device parameters such as IIL, IIH, VOL & VOH was observed up to 100KRad.
- > Static supply current increases with radiation dose, shown in figure below.



## ✤ Single Event Effect (SEE) Testing

SEE testing of 16 Bit Buffer (SC1004-2) is performed at three different LET energy ion beams Ti+ (21 MeV-cm2/mg), Ni+ (30 MeV-cm2/mg) and Ag+ (50 MeV-cm2/mg) for a Fluence of 10<sup>6</sup> ions/cm<sup>2</sup>.

- No Single Event latch-up (SEL) was observed up to LET of 50 MeV-cm2/mg. Supply current (I<sub>DD</sub>) remains within specification throughout testing.
- > No Single Event transient (SET) was observed up to LET of 50 MeV-cm2/mg.






## **REVISION HISTORY**

S. No.	Version	Date of release	Description
1	1.0	August' 2019	New
2	1.1	May' 2020	Revised

## PACKAGE DRAWING (48 Pin Ceramic Dual Flat Pack):

**NOTE:** All linear dimensions are in inches (mm.)



#### DISCLAIMER

Semi Conductor Laboratory (SCL) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and specifications, and to discontinue any product. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. Reproduction of significant portions of SCL information in SCL data sheets is permissible only if reproduction is without alteration and is accompanied by all associated conditions, limitations, and notices. SCL is not responsible or liable for such altered documentation.