SCL CLOCK DRIVER EF1105-0 DATA SHEET

Version 1.0, March 2019



Semi-Conductor Laboratory

Department of Space, Government of India



FEATURES:

- High voltage 0.35 um AMS CMOS Process
- Intersil EL7457 pin to pin compatible
- Four channels input
- Input level shifters
- $8V \ge VL \ge -5V$
- $0V \le VH \le 15V$
- 16ns t_R/t_F at 1000pF C_{LOAD}
- 5 MHz operating frequency
- 2ns rise and fall time match
- 3ns prop delay match
- Wide output voltage range
- Low power dissipation (<5W at 5MHz with output load of 1000pf on each output)
- 0.6A peak drive
- Low on-resistance
- Input level shifters
- TTL/CMOS input-compatible
- Hermetic sealed 16 pin Lead Flat package (SOP)
- Radiation Hardened (TID) up to 140Krad(Si)
- Single event latch (SEL) immune up to 50 MeV-cm²/mg
- Temperature range of -55° C to $+125^{\circ}$ C
- TTL/CMOS input-compatible
- θj_c: 7.12 °C/Watt

DEVICE SUMMARY:

Reference Package		Pins	Lead Finish	Description
EF1105-0	Ceramic Flat pack	16	Gold	Engineering

SCL CLOCK DRIVER (EF1105-0)

PRODUCT DESCRIPTION:

The EF1105-0 is a high speed non-inverting, quad CMOS driver designed on High voltage 0.35 um AMS CMOS Process (H35B4D3). It is capable of running at clock rates up to 5 MHz and features 0.6A typical peak drive capability and a nominal low on-resistance. The EF1105-0 is ideal for driving highly capacitive loads, such storage and vertical clocks in CCD as applications. It is also well suited to ATE pin level-shifting, driving. and clock-driving applications. Each output can be switched to either the high (VH) or low (VL) supply pins, depending on the related input pin. The inputs are compatible with both 3V and 5V CMOS and TTL logic. The output enable (OE) pin can be used to put the outputs into a high-impedance state. This is especially useful in CCD applications, where the driver should be disabled during power down. The driver has fast rise and fall times, which are typically matched to within 2ns (for $C_{Load}=1nF$). The ceramic flat pack (16 Lead) is taken for packaging.



SCL CLOCK DRIVER (EF1105-0)

BLOCK LEVEL DIAGRAM:



Figure-1: Block Level Diagram

PIN CONFIGURATION:

Table-2:	Pin	Config	uration	16	Pin	Lead	Pack	age

Pin No	Signal Name	Pin Type	Pin Description	Remarks
1	INA	AI	Input channel A	
2	OE	DI	Output enable	Active High
3	INB	AI	Input channel B	
4	VL	AP	Low voltage pin	
5	GND	GND	Input logic ground	
6	NC			
7	INC	AI	Input channel C	
8	IND	AI	Input channel D	
9	Vs-	AP	Negative supply voltage	
10	OUTD	AO	Output channel D (Load 1nF)	
11	OUTC	AO	Output channel C (Load 1nF)	
12	VH	AP	High voltage input pin	
13	NC			
14	OUTB	AO	Output channel B (Load 1nF)	
15	OUTA	AO	Output channel A (Load 1nF)	
16	Vs+	AP	Positive supply voltage	

• Pin Type DI = Digital Input, AO = Analog Output, AP = Analog Power, AGND = Analog Ground

• De-coupling capacitors of 10uF and 0.1uF in parallel are recommend on Analog Power pins w.r.t ground pin

DEVICE PIN DIAGRAM:

vs-	б		∞	IND
OUTD	9 19		7	INC
OUTC	Ħ		9	NC
VH	12	CLC	2	GND
NC	13	SCL	4	VL
OUTB	14		e	INB
OUTA	13		2	OE
VS+	16		-	INA

Figure-2: Device Pin Diagram 16 Pin Lead Package



SCL CLOCK DRIVER (EF1105-0)

Pin Number	Pin Description	Remarks				
1	Input P	incinal K5				
1	піриї в	-				
2	VL	Both short on CoB				
3	VL	Both short on COB				
4	Ground	-				
5	Input C	-				
6	Input D	-				
7	VS-	Short with Ground on CoB				
8	Output D	-				
9	Output C	-				
10	VH	Poth short on CoP				
11	VH	Both short on COB				
12	Output B	-				
13	Output A	-				
14	VS+	Short with VH on CoB				
15	Input A	-				
16	Output Enable	Pulled up to VS+ through $10k\Omega$ on the CoB				

Table-3: Pin Configuration 16 Pin DIP (CoB) Package

Note:

De-coupling capacitor of $1\mu F$ between VH and ground (C16) connected on the CoB De-coupling capacitor of $1\mu F$ between VL and ground (C15) connected on the CoB



Figure-3: Device Pin Diagram 16 Pin DIP (CoB) Package



RECOMMENDED OPERATING CONDITIONS:

Tuble 1. Recommended operating conditions							
Symbol	Parameter	Min.	Тур.	Max.	Unit		
Vs+ to Vs-	Supply Voltage (Vs+ to Vs-)	5	12	15	V		
Vs- to GND	Substrate Voltage (Vs- to GND)	-5	0	0	V		
V _H	VH Voltage	Vs-+2.5	Vs+	Vs+	V		
VL	VL Voltage	Vs-	0	Vs+	V		
V _H to V _L	VH to VL Voltage	0	-	15	V		
V _L to Vs-	VL to Vs- Voltage	0	-	8	V		
V _{IH}	Logic"1" Input Voltage	2.0	3.3	5	V		
V _{IL}	Logic"0" Input Voltage	0	0	0.8	V		
T _A	Temperature range	-55	25	+125	°C		

Table-4: Recommended Operating Conditions

ABSOLUTE MAXIMUM RATINGS (1):

Over operating free-air temperature range (unless otherwise noted),

Table-5: Absolute Maximum Rating

PARAMETER	UNIT
Supply Voltage range (Vs+ to Vs-)	18 V
Input Voltage range (V_H, V_L)	Vs0.3 V, Vs ₊ +0.3 V
\mathbf{T}_{stg} , Storage temperature range	–65°C to 150°C

(1) Stresses beyond those listed under *absolute maximum ratings* may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *recommended operating conditions* is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

DC ELECTRICAL SPECIFICATIONS:

Test condition: $V_{s+} = V_{H} = 5V$, $V_{L} = V_{s-} = GND = 0V$, $T_{A} = 25^{\circ}C$, unless otherwise specified

Symbol	Parameter	Test Conditions	Pin	Min.	Typ.	Max.	Unit
INPUT							
I _{IH}	Logic "1" Input Current	V _{IH} =5V	INA, INB,		0.1	10	uA
I_{IL}	Logic "0" Input Current	V _{IL} =0V	INC, IND		0.1	10	uA
OUTPUT							
V _{OH}	Output Voltage High		OUTA,	4.5	5.03	5.5	V
V _{OL}	Output Voltage Low		OUTB, OUTC, OUTD	-0.2	0.44	0.5	V
POWER SU	JPPLY						
			Vs+		4.24	10	
I _{DD}	I (Inputs at Low)	OV at all Inputs	Vs-	-5	-1.32		mA
(static)	IDDL (Inputs at LOW)	ov at all inputs	V _H		0.04	2	IIIA
			VL	-2	-0.04		
	I _{DDH} (Inputs at High)	3.3V at all Inputs	Vs+		3.95	10	mA

Table-6: DC Electrical Characteristics



SCL CLOCK DRIVER (EF1105-0)

Symbol	Parameter	Test Conditions	Pin	Min.	Тур.	Max.	Unit
			Vs–	-5	-1.15		
			V_{H}		0.05	2	
			V_L	-2	-0.04		
I _{DD} (Dynamic)	I _{DD} , dynamic	0 to 3.3V square wave input with frequency of 5MHz , 50% duty cycle	Vs+		9	12	
			Vs–	-10	-6		
			V _H		90	150	mA
			V_{L}	-150	-96		

AC ELECTRICAL SPECIFICATIONS:

Test condition: $V_{s+} = V_{H} = 5V$, $V_{L} = V_{s-} = GND = 0V$, $T_{A} = 25^{\circ}C$, unless otherwise specified

Symbol	Parameter	Test Conditions	Typical	Units		
T _R	Output rise time (10% to 90%)		21.9	ns		
$T_{\rm F}$	Output fall time (90% to 10%)		20.7	ns		
t _{RFA}	t _R , t _F Mismatch	0 to 3.3V square wave	1.2	ns		
$\mathbf{t}_{\mathbf{D}^+}$	Turn-Off Delay Time	input with frequency of	38	ns		
t _{D-}	Turn-On Delay Time	5MHz, 50% duty cycle,	41	ns		
t _{DD}	t _{D-1} - t _{D-2} Mismatch	$C_L=1000 pF$	3	ns		
t _{enable}	Enable Delay Time		39	ns		
t _{DISABLE}	Disable Delay Time		78	ns		

Table-7: AC Electrical Characteristics



Figure-4: Timing Diagram



DC ELECTRICAL SPECIFICATIONS:

Test condition: $V_{s+} = V_{H} = 15V$, $V_{L} = V_{s-} = GND = 0V$, $T_A = 25^{\circ}C$, unless otherwise specified

Symbol	Parameter	Test Conditions	Pin	Min.	Тур.	Max.	Unit
INPUT							
I _{IH}	Logic "1" Input Current	V _{IH} =5V	INA, INB,		0.1	10	uA
I _{IL}	Logic "0" Input Current	V _{IL} =0V	INC, IND		0.1	10	uA
OUTPUT							
V _{OH}	Output Voltage High		OUTA,	13.4	14.22	15.6	V
V _{OL}	Output Voltage Low		OUTB, OUTC, OUTD	-0.2	0.44	0.5	V
POWER SU	PPLY						
I _{DD} (static)	I _{DDL} (Inputs at Low)	0V at all Inputs		-5	20.51 -1.36 0.64 -0.06	25 2	mA
	I _{DDH} (Inputs at High)	3.3V at all Inputs		-5	20.62 -1.36 0.74 -0.05	25 2	mA
I _{DD} (Dynamic)	I _{DD} , dynamic	0 to 3.3V square wave input with frequency of 5MHz , 50% duty cycle	$\begin{tabular}{c} Vs+\\ \hline Vs-\\ V_{H}\\ \hline V_{L} \end{tabular}$	-30 -400	40 -19 250 -275	50 400	mA

AC ELECTRICAL SPECIFICATIONS:

Test condition: $V_{s+} = V_{H} = 15V$, $V_{L} = V_{s-} = GND = 0V$, $T_{A} = 25^{\circ}C$, unless otherwise specified

Tuble 7. The Electrical characteristics					
Symbol	Parameter Test Conditions		Typical	Units	
T _R	Output rise time (10% to 90%)		16.7	ns	
T _F	Output fall time (90% to 10%)		16.2	ns	
t _{RF}	t _R , t _F Mismatch	0 to 3.3V square wave	0.5	ns	
t _{D+}	Turn-Off Delay Time	input with frequency	21	ns	
t _{D-}	Turn-On Delay Time	of 5MHz, 50% duty	23	ns	
t _{DD}	t _{D-1} - t _{D-2} Mismatch	cycle, C _L =1000pF	02	ns	
t _{ENABLE}	Enable Delay Time]	20	ns	
t _{DISABLE}	Disable Delay Time		39	ns	

Table-9:	AC	Electrical	Characteristics
1 4010 7.	110	Licourour	Characteristics



DC ELECTRICAL SPECIFICATIONS:

Test condition: $V_{s+} = V_{H} = 5V$, $V_{L} = V_{s-} = -5V$, GND = 0V, $T_{A} = 25^{\circ}C$, unless otherwise specified

Symbol	Parameter	Test Conditions	Pin	Min.	Typ.	Max.	Unit
INPUT							
I _{IH}	Logic "1" Input Current	V _{IH} =5V	INA, INB,		0.1	10	uA
I _{IL}	Logic "0" Input Current	V _{IL} =0V	INC, IND		0.1	10	uA
OUTPUT							
V _{OH}	Output Voltage High		OUTA,	4.5	5.1	5.5	V
V _{OL}	Output Voltage Low		OUTB, OUTC, OUTD	-5.5	-4.8	-4.5	v
POWER SU	PPLY						
	I _{DDL} (Inputs at Low)	0V at all Inputs	Vs+		4.75	10	
			Vs-	-10	-4.73		mA
т			V _H		0.05	2	1111 1
I _{DD} (static)			VL	-5	-3.39		
			Vs+		4.42	10	
	I _{DDH} (Inputs at High)	3.3V at all Inputs	Vs–	-10	-5.04		mΛ
			$V_{\rm H}$		0.05	2	1112 \$
			VL	-5	-3.40		
I _{DD} (Dynamic)	I _{DD} , dynamic	0 to 3.3V square	Vs+		15	20	
		wave input with	Vs-	-250	-189		
		frequency of	V _H		183	250	mA
		5MHz, 50% duty cycle	VL	-20	-16		

Table-10: DC Electrical Characteristics

AC ELECTRICAL SPECIFICATIONS:

Test condition: $V_{s+} = V_{H} = 5V$, $V_{L} = V_{s-} = -5V$, GND = 0V, $T_A = 25^{\circ}C$, unless otherwise specified

Table-11: AC Electrical Characteristics

Symbol	Parameter	Test Conditions	Typical	Units
T _R	Output rise time (10% to 90%)	0 to 3.3V square wave input	18.7	ns
$T_{\rm F}$	Output fall time (90% to 10%)		17.9	ns
t _{RF}	t _R , t _F Mismatch		0.8	ns
t _{D+}	Turn-Off Delay Time		29	ns
t _{D-}	Turn-On Delay Time	50% duty cycle C = 1000pE	32	ns
t _{DD}	t _{D-1} - t _{D-2} Mismatch	50% duty cycle, $C_L=1000pr$	3	ns
t _{ENABLE}	Enable Delay Time		29	ns
t _{DISABLE}	Disable Delay Time		51	ns



TYPICAL PERFORMANCE CURVES:



Figure-5: Switch Threshold vs Supply Voltage





Figure-9: Vs+ Supply Current vs Input Frequency



Figure-6: Vs+ Static Supply Current vs Supply





Figure-10: VH Supply Current vs Input Frequency



0 -5 (w) 10 -5 -5 -25 -25 Frequency (MHz)

Figure-11: Vs- Supply Current vs Input Frequency



Figure-12: VL Supply Current vs Input Frequency

APPLICATIONS INFORMATION:

Product Description

The SCL clock driver is a high performance 5 MHz high speed quad driver. Each channel of the SCL clock driver consists of a single P-channel high side driver and a single N-channel low side driver. These low on resistance devices will pull the output (OUT_X) to either the high or low voltage, on V_H and V_L respectively, depending on the input logic signal (IN_X). It should be noted that there is only one set of high and low voltage pins.

A common output enable (OE) pin is available on the SCL clock driver. This pin, when pulled low will put all outputs in to the high impedance state.

The SCL clock driver is available in Hermetic sealed 16 pin Lead Flat package (SOP). The relevant package should be chosen depending on the calculated power dissipation.

Supply Voltage Range and Input Compatibility

The SCL clock driver is designed for operation on supplies from 5V to 15V. The table 4 shows the specifications for the relationship between the V_{S+} , V_{S-} , V_H , V_L , and GND pins. The SCL clock driver does not contain a true analog switch and therefore V_L should always be less than V_H .

All input pins are compatible with both 3V and 5V CMOS signals. With a positive supply (V_{S+}) of 5V, the SCL clock driver is also compatible with TTL inputs.

Power Supply Bypassing

When using the SCL clock driver, it is very important to use adequate power supply bypassing. The high switching currents developed by the SCL clock driver necessitate the use of a bypass capacitor on both the positive and negative supplies. It is recommended that a 4.7μ F tantalum capacitor be used in parallel with a 0.1μ F low-inductance ceramic capacitor. These should be placed as close to the supply pins as possible. It is also recommended that the V_H and V_L pins have some level of bypassing, especially if the SCL clock driver is driving highly capacitive loads.

Power Dissipation Calculation

When switching at high speeds, or driving heavy loads, the SCL clock driver drive capability is limited by the rise in die temperature brought about by internal power dissipation. For reliable operation die temperature must be kept below T_{JMAX} (125°C). It is necessary to calculate the power dissipation for a given application prior to selecting package type.

Power dissipation may be calculated:

$$PD = (V_{S} \times I_{S}) + \sum_{1}^{4} (C_{INT} \times V_{S}^{2} \times f) + (C_{L} \times V_{OUT}^{2} \times f)$$

where:

 $\begin{array}{l} V_S \text{ is the total power supply to the SCL clock driver} \\ (from V_{S^+} \text{ to } V_{S}.) \\ V_{OUT} \text{ is the swing on the output } (V_H - V_L) \\ C_L \text{ is the load capacitance} \\ C_{INT} \text{ is the internal load capacitance } (80 \text{pF max}) \\ I_S \text{ is the quiescent supply current } (3\text{mA max}) \\ \text{f is frequency} \end{array}$

Having obtained the application's power dissipation, the maximum junction temperature can be calculated:

$$T_{JMAX} = T_{MAX} + \Theta_{JA} \times PD$$

Where:

 T_{JMAX} is the maximum junction temperature (125°C) T_{MAX} is the maximum ambient operating temperature P_D is the power dissipation calculated above θ_{JA} is the thermal resistance, junction to ambient, of the application (package + PCB combination).

APPLICATION DIAGRAM:



Figure-13: Application Diagram

PACKAGE DRAWING (CERAMIC-LEAD-FLATPACK):





BOTTOM - VIEW

Figure-14: Package Device Drawing

NOTE: All linear dimensions are in inches (mm.)